This paper presents a backward Euler stabilized-based control strategy applied to a neutral point clamped (NPC) back-to-back connected five level converters. A generalized method is used to obtain the back-to-back NPC converter system model. The backward Euler stabilized-based control strategy uses one set of calculations to compute the optimum voltage vector needed to reach the references and to balance the voltage of the DC-bus capacitors. The output voltage vector is selected using a modified cost functional that includes variable tracking errors in the functional weights, whereas in classic approaches, the weights are considered constant. The proposed modified cost functional enables AC current tracking and DC-bus voltage balancing in a wide range of operating conditions. The paper main contributions are: (i) a backward Euler stabilized-based control strategy applied to a double, back-to-back connected, five level NPC converter; (ii) the use of cost functional weight varying as a function of the controlled variable tracking errors to enforce the controlled variables and to balance the DC capacitor voltages; and (iii) the demonstration of system feasibility for this type of converter topology and control strategy, ensuring a high enough computational efficiency and extending the modulation index from 0.6 to 0.93. Experimental results are presented using a prototype of a five level NPC back-to-back converter.
Introduction
Multilevel power converters are the converters of choice for high power medium voltage applications such as electrical machine drives or the grid interface connection of renewable energy sources [1] [2] [3] [4] . Considering today's power semiconductor limitations on voltage blocking and dv/dt, the attention and development of multilevel voltage source converters is increasing due to known attractive features, when compared with two level voltage source converters [5] [6] [7] [8] .
Among multilevel converters, the neutral point clamped (NPC) converter introduced in [5] is well accepted and used in several industrial applications [7] . The main drawback of the NPC topology is This modeling is an essential tool for the analysis and control strategy of the NPC back-to-back converter. The control strategy proposed (Section 3) uses a backward Euler stabilized approach to directly compute the optimum output voltage vector required to track the references in the next time step. The output voltage vector is then selected from the available voltage vectors by minimizing a variable weight cost functional that includes variable tracking errors in the weighting of the error between the optimal voltage vector and the possible voltage vectors. The new proposed cost function enables active and reactive power flow control and DC-bus voltage balancing, in a wide range of operating conditions. Simulation and experimental results for two five level NPC back-to-back connected converters validate the proposed control strategy and show the feasibility of the proposed system (Section 4). Experimental results are obtained using a 230 V ac/600 V dc/230 V ac five level NPC back-to-back converter prototype. Both converters are controlled using one Power PC-based board (DS1103) with a 32 µs sampling time, for acquiring all the data, completing the calculations of the two 125 vectors converters, and computing the gate signals to drive all the 48 IGBTs. Figure 1 shows the m level back-to-back converter arrangement. The generalized system is composed by two three phase back-to-back m level diode-clamped converters, where each NPC converter is connected to an AC system using a transformer. The modeling assumes ideal electrical components and semiconductor devices (zero ON voltages, zero OFF currents, zero switching times).
System Modeling
Energies 2017, 10, 735 3 of 16 control the line inject AC currents and to balance the four capacitor voltages. The paper starts with the back-to-back converter modeling, using a systematic switching variable generalized for m level converters (Section 2). This modeling is an essential tool for the analysis and control strategy of the NPC back-to-back converter. The control strategy proposed (Section 3) uses a backward Euler stabilized approach to directly compute the optimum output voltage vector required to track the references in the next time step. The output voltage vector is then selected from the available voltage vectors by minimizing a variable weight cost functional that includes variable tracking errors in the weighting of the error between the optimal voltage vector and the possible voltage vectors. The new proposed cost function enables active and reactive power flow control and DC-bus voltage balancing, in a wide range of operating conditions. Simulation and experimental results for two five level NPC back-to-back connected converters validate the proposed control strategy and show the feasibility of the proposed system (Section 4). Experimental results are obtained using a 230 V ac/600 V dc/230 V ac five level NPC back-to-back converter prototype. Both converters are controlled using one Power PC-based board (DS1103) with a 32 µs sampling time, for acquiring all the data, completing the calculations of the two 125 vectors converters, and computing the gate signals to drive all the 48 IGBTs. Figure 1 shows the m level back-to-back converter arrangement. The generalized system is composed by two three phase back-to-back m level diode-clamped converters, where each NPC converter is connected to an AC system using a transformer. The modeling assumes ideal electrical components and semiconductor devices (zero ON voltages, zero OFF currents, zero switching times).
To obtain a model valid for NPC multilevel converters having an arbitrary number of levels m, it is advantageous to start numbering the upper IGBT switches Sk1, Sk2, … Skn, … Sk(m−1) in each k leg (k Є {1, 2, 3}) from the leg midpoint, and S'k1, S'k2, … S'kn, … S'k(m−1) up from the zero voltage node. The DC-bus capacitors are also numbered up from the zero voltage point. Each semiconductor and DC-bus capacitor index is associated with the respective voltage level.
The switching strategy for an m level NPC converter ensures that the upper leg switches [Sk1 Sk2 … Skn … Sk(m−1)] and the corresponding ones on the lower side [S'k1 S'k2 … S'kn … S'k(m−1)] are always in complementary states. Consequently, if Skn = 1, then S'kn must be equal to 0, where Skn = 1 means that the specified switch is ON, and Skn = 0 shows that the switch is OFF.
Converter Generalized State Space Model
For each NPC leg, the output voltage variables uk (uRk or uVk for the R-side converter and V-side converter, respectively) are defined from the k leg midpoint to zero voltage. The output voltage can To obtain a model valid for NPC multilevel converters having an arbitrary number of levels m, it is advantageous to start numbering the upper IGBT switches S k1 , S k2 , . . . S kn , . . . S k(m−1) in each k leg (k ∈ {1, 2, 3}) from the leg midpoint, and S' k1 , S' k2 , . . . S' kn , . . . S' k(m−1) up from the zero voltage node. The DC-bus capacitors are also numbered up from the zero voltage point. Each semiconductor and DC-bus capacitor index is associated with the respective voltage level.
The switching strategy for an m level NPC converter ensures that the upper leg switches [S k1 S k2 . . . S kn . . . S k(m−1) ] and the corresponding ones on the lower side [S' k1 S' k2 . . . S' kn . . . S' k(m−1) ] are always in complementary states. Consequently, if S kn = 1, then S' kn must be equal to 0, where S kn = 1 means that the specified switch is ON, and S kn = 0 shows that the switch is OFF.
For each NPC leg, the output voltage variables u k (u Rk or u Vk for the R-side converter and V-side converter, respectively) are defined from the k leg midpoint to zero voltage. The output voltage can be Energies 2017, 10, 735 4 of 16 written in terms of the logical state of the leg switches S kn and DC-bus capacitor voltages, as in (1), where, u C n is the voltage of the n th dc-link capacitor.
Considering a three phase balanced network, the k phase voltage u Sk can be related to all leg output voltages u k and, using (1), expressed as a function of the DC-bus capacitor voltages as (2) , where the elements S Ukn are determined by (3) .
The DC-bus n level current i n can be related to the phase currents i Sk by (4):
where γ nk is a time dependent switching variable, written in terms of the k leg switching logical states (5), as follows:
At each time, the load phase current i Sk is connected to an n DC-bus level when γ nk = 1, or to the zero voltage bus when γ nk = 0.
Each DC-bus n level current capacitor i C n can be related to the corresponding voltage u C n by (6):
The above current i C n can be expressed in terms of the upper capacitor current i C (n+1) and the corresponding DC-bus n level currents from the grid side i Rn or i Vn , by (7) :
Using Equations (4), (6) , and (7) for both grid sides, the voltage capacitor time derivative is expressed in terms of the phase currents, i SRk and i SVk , as it is shown in (8):
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where the k column matrix element, Γ Rnk or Γ Vnk (k leg), is determined using the value of the time dependent switching variable, γ Rnk or γ Vnk , in the case of the R or V side, respectively, as (9) and (10):
Applying the Concordia transformation [25] to Equations (2) and (8) and considering that zero sequence components are null, the multilevel converter matrix equations in the αβ coordinates are given by (11) and (12) , as follows:
where, Г να , Г νβ , S Unα , and S Unβ are obtained by applying the αβ0 transformation to the Г n1 , Г n2 , Г n3 , and S Un1 , S Un2 , S Un3 variables.
Grid Side Interface Modeling
The time derivative of the k phase current of the R-side or V-side converter in αβ coordinates, i Sαβ , is obtained using (13) , where u Gαβ is the grid voltage, R and L represent the grid connection per phase of resistance and inductance, and u SRαβ is the converter AC output voltage.
Backward Euler Stabilized Optimum Control

Global System Control
The control structure of the NPC back-to-back converter system, shown in Figure 2 , uses two controllers, one for each converter side. The R-side NPC controls the R-side AC currents, enforcing the DC-bus voltage u dc (therefore ensuring energy balancing), and establishing the reactive power injected in the R-side grid. Additionally, it balances the capacitor voltages. The V-side NPC controls the V-side AC currents (establishing the active and reactive power to be delivered to the V-side), and balances the capacitor voltages. The power flow control enforces, via the u dc bus voltage or directly, both R and V sides sinusoidal AC current references. Each NPC will be provided with one independent vector selection controller. The R-side converter maintains the DC-bus voltage udc at a given reference using a Proportional-Integral (PI) controller. From the udc controller output, a reference value for the grid current d component iSRdref is obtained, enforcing the active power demanded from the R grid. The reactive power reference QRref is used to obtain the grid current q component reference iSRqref. These current reference values, as well as the grid currents iSR123 and the capacitor voltages uC1…uC4, are the inputs of the backward Euler Stabilized optimum controller, whose output is the three phase vector to be applied by the converter (a b c).
The V-side controller controls the active power PV and reactive power QV on the V-side grid. The reference value of the grid current d component iSVdref is established from the reference of the active power flow. The reference value of the grid current q component iSVqref is established from the reactive power reference. The reference currents iSVdqref, together with the grid currents iSV123 and capacitor voltages, are the inputs of the backward Euler Stabilized optimum controller vector selection block. This controller also balances the capacitor voltages around their reference values.
Backward Euler Stabilized Optimum Current Control and Capacitor Voltage Balancing
AC Current Control
Using the stable Euler backward approach [26] , the current values in the next time step,
can be obtained from (14):
This is an implicit method used to solve stiff differential equations. Under the Lipschitz continuity assumption on the current derivative, it can be shown that if Ts is small enough, the Equation (14) has a unique solution. In addition, the Euler backward method is absolutely stable [26] . The backward Euler method is therefore very useful because its stability region contains the whole left half of the complex plane.
Using (14) and (13), the optimum vector that assures the references tracking in the next time step, The R-side converter maintains the DC-bus voltage u dc at a given reference using a Proportional-Integral (PI) controller. From the u dc controller output, a reference value for the grid current d component i SRdref is obtained, enforcing the active power demanded from the R grid. The reactive power reference Q Rref is used to obtain the grid current q component reference i SRqref . These current reference values, as well as the grid currents i SR123 and the capacitor voltages u C1 . . . u C4 , are the inputs of the backward Euler Stabilized optimum controller, whose output is the three phase vector to be applied by the converter (a b c).
The V-side controller controls the active power P V and reactive power Q V on the V-side grid. The reference value of the grid current d component i SVdref is established from the reference of the active power flow. The reference value of the grid current q component i SVqref is established from the reactive power reference. The reference currents i SVdqref , together with the grid currents i SV123 and capacitor voltages, are the inputs of the backward Euler Stabilized optimum controller vector selection block. This controller also balances the capacitor voltages around their reference values.
Backward Euler Stabilized Optimum Current Control and Capacitor Voltage Balancing
AC Current Control
Using the stable Euler backward approach [26] , the current values in the next time step, i Sαβ (ts +Ts ) can be obtained from (14):
This is an implicit method used to solve stiff differential equations. Under the Lipschitz continuity assumption on the current derivative, it can be shown that if T s is small enough, the Equation (14) has a unique solution. In addition, the Euler backward method is absolutely stable [26] . The backward Euler method is therefore very useful because its stability region contains the whole left half of the complex plane.
Using (14) and (13), the optimum vector that assures the references tracking in the next time step, u Sα (ts +Ts ) and u Sβ (ts +Ts ) components, denoted u Sαβ (ts +Ts ) , is computed as (15):
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From (15), it is possible to compute the optimum converter voltage vector components V I = u Sαβ (ts +Ts ) needed, so that the i Sαβ current vector is equal to its reference at the next sampling time i Sαβ (ts +Ts ) = i Sαβre f . The optimum vector V I = [u Sα (ts +Ts ) , u Sβ (ts +Ts ) ] T is only computed once in each sampling step and is used in the cost functional equations in order to select the best vector to be applied in the converter. Figure 3 shows a diagram of the backward Euler stabilized optimum control principle, where the selected vector is the one that minimizes a weighted distance to the optimum vector. 
From (15) , it is possible to compute the optimum converter voltage vector components VI = ( ) t T s s S u   needed, so that the iSαβ current vector is equal to its reference at the next sampling time
sampling step and is used in the cost functional equations in order to select the best vector to be applied in the converter. Figure 3 shows a diagram of the backward Euler stabilized optimum control principle, where the selected vector is the one that minimizes a weighted distance to the optimum vector.
Converter Vectors
Converter Vectors Figure 3 . Illustration of the backward Euler stabilized control strategy.
Voltage Balancing Control
Similar to current control and using the Euler backward approach, each capacitor optimal current ( ) 
Therefore, the needed DC-bus currents to be applied in the following time step in order to assure the desired capacitor voltages, can be written as a vector form IU in (18): 
Similar to current control and using the Euler backward approach, each capacitor optimal current i C n (t s +T s ) that leads the n th capacitor voltage u C n t s towards the reference u Cref in the next sampling time, u C n (t s +T s ) = u C n re f , can be estimated using (16) as a discrete time approximation of (6). All the DC-bus capacitors have the same value for their voltage reference u Cref . For each level, the total DC-bus level currents, i Rn(t s +T s ) or i Vn(t s +T s ) , are obtained using (17) . 
Therefore, the needed DC-bus currents to be applied in the following time step in order to assure the desired capacitor voltages, can be written as a vector form I U in (18):
The NPC converter available capacitor current vectors I V i can be computed using Equation (19) . I V i is computed for each converter voltage vector V i (u Sαi , u Sβi ), considering that the phase currents will approximately follow their references in the next sampling time. Equation (19) is applied separately to both converter sides.
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Cost Functional and Vector Selection
The vector selection strategy, applied to both converters independently, minimizes a cost functional (20) , relating the weighted distances to the optimum vectors, where W I (i Sk ), and W U (u C n ) are the weights of errors e U V i and e I V i between the references and the values obtained from the application of each NPC vector V i , respectively.
In (20) , the vector error e U Vi is given by (21) and evaluates the distance between the current control optimal-vector V I (u Sα (ts +Ts ) , u Sβ (ts +Ts ) ), and the i st NPC available vector V i = [u Sα i , u Sβ i ]. It gives the information of the optimal-vector V I deviation from the possible vector V i .
Moreover, the error e I V i , given by (22), is the converter i st DC-bus current vector I V i deviation from the optimal current vector I U , which is necessary to balance the capacitor voltages. From (18) and (19):
The phase current control is further associated with the weight W I (i Sk ) of the cost functional (20) given in (23) , showing that it depends on the current tracking error. In (23) , ρ I is a constant for all possible vectors and is used to match current error units, which are weighted with voltage error units.
If only AC current control was required, a constant weight W I (i Sk ) in (20) would be enough. However, since it is also necessary to balance the capacitor voltages, it is better to consider a quadratic form (23) of W I (i Sk ) in the cost functional, in order to give greater weight to the current error when bigger tracking errors occur.
The DC capacitor voltage balance is not the main purpose of NPC converter control, but it is nevertheless an essential task to enable the NPC correct operation. Thus, in the cost functional (20) , the weight W U (u C n ) imposes the need to balance the capacitor voltages. It is given by (24) as a quadratic function of the capacitors' voltage tracking errors sum, where ρ C is considered to be a constant value.
The variable weighting strategy, W I (i Sk ), and W U (u C n ), give greater attention, either to the current control or to DC-bus voltages balancing control as a function of tracking errors, without needing to compute the controlled variable values for every possible converter vector. This flexibility allows covering a larger range of NPC operating conditions.
The cost functional (20) is calculated for each NPC possible vector V i , including the redundant vectors. The selected vector is the one that scores the minimum value for the cost functional f C (V i ).
Simulation and Experimental Results
The proposed system simulations and experimental results, shown in the following points, were obtained using a 230 V ac/600 V dc/230 V ac five level NPC back-to-back prototype, shown in Figure 4 . This prototype uses 48 IGBTs (Semikron Elektronik Gmbh & Co., Nuremberg, Germany) as controlled power semiconductors. Both five level NPC converters are controlled using just one Power PC-based board (DS1103 from dSPACE GmbH, Paderborn, Germany) with a 32 µs sampling time, which performs sampling and calculations, and outputs semiconductor signals. The system parameters are presented in Table 1 .
The cost functional (20) is calculated for each NPC possible vector Vi, including the redundant vectors. The selected vector is the one that scores the minimum value for the cost functional fC(Vi).
The proposed system simulations and experimental results, shown in the following points, were obtained using a 230 V ac/600 V dc/230 V ac five level NPC back-to-back prototype, shown in Figure 4 . This prototype uses 48 IGBTs (Semikron Elektronik Gmbh & Co., Nuremberg, Germany) as controlled power semiconductors. Both five level NPC converters are controlled using just one Power PC-based board (DS1103 from dSPACE GmbH, Paderborn, Germany) with a 32 µs sampling time, which performs sampling and calculations, and outputs semiconductor signals. The system parameters are presented in Table 1 . Table 2 presents the steady state operation conditions used in the experimental result shown in Figure 5 . This figure shows the phase current iSV1 experimental result and the respective frequency spectrum. From Figure 5 , it is possible to see that the output phase currents exhibit the fundamental component at 50 Hz and also a spread spectrum with a maximum frequency around 5 kHz. This maximum frequency is well above each semiconductor switching frequency, since the output switching frequency is the contribution of the eight IGBTs of each one of the three converter legs. Table 2 presents the steady state operation conditions used in the experimental result shown in Figure 5 . This figure shows the phase current i SV1 experimental result and the respective frequency spectrum. From Figure 5 , it is possible to see that the output phase currents exhibit the fundamental component at 50 Hz and also a spread spectrum with a maximum frequency around 5 kHz. This maximum frequency is well above each semiconductor switching frequency, since the output switching frequency is the contribution of the eight IGBTs of each one of the three converter legs. Table 2 . Operation conditions of Figure 5 . Table 3 presents the operation conditions used to obtain the simulation results of Figures 6a and 7a , and the corresponding experimental results shown in Figures 6b and 7b . These figures show the phase current iSV1 control during a step in the iSVd and iSVq reference, respectively. From Figures 6 and 7 , it can be seen that the backward Euler stabilized control strategy accurately tracks the current references in a steady state or during a step in the iSVd or iSVq reference, respectively. The measured current ripple was less than 0.25 A in 5 A (<5%).
Current Control
The time evolution of the capacitor voltages during the step transitions of Figures 6 and 7 are presented in Figure 8a ,b respectively. From Figure 8 , it can be seen that the deviation of the capacitor voltages, uC1…4, is around 1.5 V over 150 V (1%). in the most difficult operation conditions for a NPC back-to-back connection with an active load, that is, with no active power exchange [4] . Table 4 shows the operation conditions of the simulation results presented in Figure 9 , and displays the 1st harmonic uGV12-1h of the output line-to-line voltage.
The simulation results of Figure 9 were obtained using a modulation index around mo = 0.93. This result clearly shows the limits extension of the proposed control strategy, when compared with redundant vector-based strategies as sinusoidal pulse width modulation (SPWM) or space vector modulation (SVM) [3, 4] (the theoretical maximum output modulation index is around 0.6). From Figures 6 and 7 , it can be seen that the backward Euler stabilized control strategy accurately tracks the current references in a steady state or during a step in the i SVd or i SVq reference, respectively. The measured current ripple was less than 0.25 A in 5 A (<5%).
The time evolution of the capacitor voltages during the step transitions of Figures 6 and 7 are presented in Figure 8a ,b respectively. From Figure 8 , it can be seen that the deviation of the capacitor voltages, u C1 . . . 4 , is around 1.5 V over 150 V (1%). From Figures 6 and 7 , it can be seen that the backward Euler stabilized control strategy accurately tracks the current references in a steady state or during a step in the iSVd or iSVq reference, respectively. The measured current ripple was less than 0.25 A in 5 A (<5%).
The simulation results of Figure 9 were obtained using a modulation index around mo = 0.93. This result clearly shows the limits extension of the proposed control strategy, when compared with redundant vector-based strategies as sinusoidal pulse width modulation (SPWM) or space vector modulation (SVM) [3, 4] (the theoretical maximum output modulation index is around 0.6). The proposed control strategy achieves high output modulation indexes, m o =û GV /u dc , even in the most difficult operation conditions for a NPC back-to-back connection with an active load, that is, with no active power exchange [4] . Table 4 shows the operation conditions of the simulation results presented in Figure 9 , and displays the 1st harmonic u GV12-1h of the output line-to-line voltage. Table 4 . Operation conditions of Figure 9 . 
DC-bus Voltage Control and Capacitors Voltage Balancing
DC-bus voltage control robustness is verified by applying a grid side voltage sag perturbation of a 25% nominal voltage, for which the operation conditions are presented in Table 5 and the results are shown in Figure 10 . It can be seen that the DC-bus voltage remains almost constant through a sag perturbation on the main grid voltage. The maximum voltage disturbance measured was 50 V in 600 V (<9%). Table 5 . Operation conditions of Figure 10 . The voltage balancing of the capacitors is tested by restarting the voltage balancing algorithm, which means that ρC  0, after a time interval without considering it (ρC = 0). The operating conditions are presented in Table 6 and the results are shown in Figure 11 . From Figure 11 , it can be seen that The simulation results of Figure 9 were obtained using a modulation index around m o = 0.93. This result clearly shows the limits extension of the proposed control strategy, when compared with redundant vector-based strategies as sinusoidal pulse width modulation (SPWM) or space vector modulation (SVM) [3, 4] (the theoretical maximum output modulation index is around 0.6).
DC-bus voltage control robustness is verified by applying a grid side voltage sag perturbation of a 25% nominal voltage, for which the operation conditions are presented in Table 5 and the results are shown in Figure 10 . It can be seen that the DC-bus voltage remains almost constant through a sag perturbation on the main grid voltage. The maximum voltage disturbance measured was 50 V in 600 V (<9%). Table 5 . Operation conditions of Figure 10 . Table 4 . Operation conditions of Figure 9 . 
DC-bus voltage control robustness is verified by applying a grid side voltage sag perturbation of a 25% nominal voltage, for which the operation conditions are presented in Table 5 and the results are shown in Figure 10 . It can be seen that the DC-bus voltage remains almost constant through a sag perturbation on the main grid voltage. The maximum voltage disturbance measured was 50 V in 600 V (<9%). Table 5 . Operation conditions of Figure 10 . The voltage balancing of the capacitors is tested by restarting the voltage balancing algorithm, which means that ρC  0, after a time interval without considering it (ρC = 0). The operating conditions are presented in Table 6 and the results are shown in Figure 11 . From Figure 11 , it can be seen that The voltage balancing of the capacitors is tested by restarting the voltage balancing algorithm, which means that ρ C = 0, after a time interval without considering it (ρ C = 0). The operating conditions are presented in Table 6 and the results are shown in Figure 11 . From Figure 11 , it can be seen that the four capacitor voltages u C1 . . . 4 deviate from the reference during the time interval without voltage balancing. After restarting the voltage balancing algorithm, the backward Euler stabilized control strategy has the capability to rapidly restore the capacitor voltage balance. Table 6 . Operation conditions of Figure 11 . the four capacitor voltages uC1…4 deviate from the reference during the time interval without voltage balancing. After restarting the voltage balancing algorithm, the backward Euler stabilized control strategy has the capability to rapidly restore the capacitor voltage balance. Table 6 . Operation conditions of Figure 11 . 
Power Flow Control
Several conditions can be imposed in order to test power flow control. Figures 12 and 13 show the iSVd reference, phase current, and udc voltage for two different power flow conditions, presented in Table 7 .
From Figures 12 and 13 , it is possible to see the udc recovery after a negative or positive step in active power flow, respectively. The experimental results obtained attest the good performance of the proposed control strategy. 
Several conditions can be imposed in order to test power flow control. Figures 12 and 13 show the i SVd reference, phase current, and u dc voltage for two different power flow conditions, presented in Table 7 .
Energies 2017, 10, 735 13 of 16 the four capacitor voltages uC1…4 deviate from the reference during the time interval without voltage balancing. After restarting the voltage balancing algorithm, the backward Euler stabilized control strategy has the capability to rapidly restore the capacitor voltage balance. Table 6 . Operation conditions of Figure 11 . 
From Figures 12 and 13 , it is possible to see the udc recovery after a negative or positive step in active power flow, respectively. The experimental results obtained attest the good performance of the proposed control strategy. From [19, 21, 24] , the comparison presented in Table 8 can be obtained. Although the results are not directly comparable, since some of them refer to three-level converters, while the herein results are for five-level converters, it can be said that the backward Euler-based controller shows results which are better than PI controllers and are comparable to the best results obtained by advanced controllers. 
Conclusions
The proposed backward Euler stabilized control strategy based on a generalized model of a five level NPC back-to-back converter, is able to control both the converter AC currents and to balance the four capacitor voltages.
From the active and reactive power flow of the convertors, in addition to the DC-bus voltage references, the control strategy computes, using the stable backward Euler approach, the optimum voltage or current vectors required to reach the references in the next time step. The selection of the converter output voltage vector is done by minimizing a variable weight cost functional within a sampling period. The minimum value of the cost functional gives the converter output voltage vector. The modified cost functional with variable weight allows converter control in a wide range of operating conditions. Simulation and experimental results were obtained using a 230 V ac/600 V dc/230 V ac five level NPC back-to-back prototype. Both NPC converters are controlled with one Power PC-based board (DS1103) with a 32 µs sampling time.
The results demonstrate the feasibility and robustness of the proposed control strategy, achieving a very good compromise covering the main tasks: AC current tracking errors were lower than 5% and the DC-bus capacitor voltage balancing was within 10%. When compared with redundant vector-based control techniques, the proposed control strategy shows the extension of the modulation index, from 0.6 to 0.93. Figure 13 . DC-bus voltage and phase current experimental result. CH1: i SVdref , 10 A/div; CH2: i SVd , 10 A/div; CH3: i SV1 , 10 A/div; CH4: u dc , 500 V/div; 25 ms/div. Figures 12 and 13 , it is possible to see the u dc recovery after a negative or positive step in active power flow, respectively. The experimental results obtained attest the good performance of the proposed control strategy.
From [19, 21, 24] , the comparison presented in Table 8 can be obtained. Although the results are not directly comparable, since some of them refer to three-level converters, while the herein results are for five-level converters, it can be said that the backward Euler-based controller shows results which are better than PI controllers and are comparable to the best results obtained by advanced controllers. 
The results demonstrate the feasibility and robustness of the proposed control strategy, achieving a very good compromise covering the main tasks: AC current tracking errors were lower than 5% and the DC-bus capacitor voltage balancing was within 10%. When compared with redundant vector-based control techniques, the proposed control strategy shows the extension of the modulation index, from 0.6 to 0.93.
